Coder and Decoder of Block mBnB Principally the 1B2B or Manchester

Abstract

This work presents the coder and decoder of block mBnB of the type 1B2B or Manchester. In the coder 1B2B each block/word of 1 input bit is coded in the block / word of 2 output bits. In the decoder 1B2B happen the inverse, each block of 2 input bits is newly converted in the original block of 1 output bit. The coder injects in the transmission line a number of 1’s exactly equal to the number of 0’s, what guarantees a DC constant component and maximizes the transitions number.  The objective is  to implement the pair coder and decoder 1B2B so that it improves the transmission quality and increases the information security.


Keywords: Block codes, Digital systems, Transmission lines

References
[1] D. A. Huffman, “A method for the construction of minimum redundancy codes”, in Proceedings IRE Vol.40 pp.1098-1101, 1962.

[2] H. Lohscheller, “A subjectively adapted image communication system”, IEEE Transactions on Comm. Com.32, pp.1316-1322, Dec. 1984.

[3] S. A. Vanstone, P. Oorschot, “An introduction to error correcting codes with applications”. Klumer Academic Publishers, 1989.

[4] ITU-T Recommendation H.261, ”Video codec for audiovisual services at px64 kbps”, 1993.

[5] A. Hefez, “Introdução à teoria dos códigos”. UNICAMP, 1994.

[6] Joan L. Mitchell, William B. Pennebaker, Chad E. Fogg, Didier J. LeGall, “MPEG video compression standard”, 1996.

[7] Roopali Garg, “Line Code for Optical Fiber Communication Systems”, IETE Journal of Education, Vol. 40, No. 3-4, PP. 93-100, Ponjab - India, Jul - Dec 1999.

[8] Demir Oner, “Criteria for Choosing Line Codes in Data Communication”, Journal of Electrical and Electronics Engineering, Vol. 3, No. 2, PP. 843-857, Istambul 2003.

[9] V. Sneha Latha et al, “Performance Evaluation of Different Line Codes”, Indian Journal of Computer Science and Engineering, Vol.2, No.4, PP. 575-588, India, Aug-Sep 2011.

[10] Ankit Gupta, Gurashish Singh, “Implementation and Analysis of Different Line Coding Schemes using Verilog”, International Journal of Science, Engineering and Technology Research, Vol. 5, I. 2, PP. 395- 401, India, Feb. 2016.